ABSTRACT

According to the inventive concept, based on the layout of a 3-dimensional stack structure enabling minimization of the planar area occupied by unit cells and simplification of the configuration of a wiring connection structure between transistors defining at least a portion of an SRAM device, an integrated circuit with a reduced size and improved reliability may be implemented.

FIG. 3